





US Patent & Trademark Office

Subscribe (Full Service) Register (Limited Service, Free) Login

Search:

The ACM Digital Library
The Guide

cpu and register and accelerator and java and execute

3331151

THE ACM DIGITAL LIBRARY

Feedback Report a problem Satisfaction

Try an Advanced Search

Try this search in The ACM Guide

Terms used cpu and register and accelerator and java and execute

Found 21,882 of 123,929

Sort results

by Display results

Results 1 - 20 of 200

relevance

expanded form

Save results to a Binder Search Tips

Open results in a new

window

Result page: 1 2 3 4 5 6 7 8 9 10 next

Best 200 shown Relevance scale

Improving Java performance using hardware translation Ramesh Radhakrishnan, Ravi Bhargava, Lizy K. John

June 2001 Proceedings of the 15th international conference on Supercomputing

Additional Information: full citation, abstract, references, citings, index Full text available: pdf(254.91 KB) terms

State of the art Java Virtual Machines with Just-In-Time (JIT) compilers make use of advanced compiler techniques, run-time profiling and adaptive compilation to improve performance. However, these techniques for alleviating performance bottlenecks are more effective in long running workloads, such as server applications. Short running Java programs, or client workloads, spend a large fraction of their execution time in compilation instead of useful execution when run using JIT compilers. In ...

2 A survey of processors with explicit multithreading

Theo Ungerer, Borut Robič, Jurij Šilc

March 2003 ACM Computing Surveys (CSUR), Volume 35 Issue 1

Full text available: pdf(920.16 KB) Additional Information: full citation, abstract, references, index terms

Hardware multithreading is becoming a generally applied technique in the next generation of microprocessors. Several multithreaded processors are announced by industry or already into production in the areas of high-performance microprocessors, media, and network processors. A multithreaded processor is able to pursue two or more threads of control in parallel within the processor pipeline. The contexts of two or more threads of control are often stored in separate on-chip register sets. Unused i ...

Keywords: Blocked multithreading, interleaved multithreading, simultaneous multithreading

3 Architectures: 3D graphics LSI core for mobile phone "Z3D"

Masatoshi Kameyama, Yoshiyuki Kato, Hitoshi Fujimoto, Hiroyasu Negishi, Yukio Kodama, Yoshitsugu Inoue, Hiroyuki Kawai

July 2003 Proceedings of the ACM SIGGRAPH/EUROGRAPHICS conference on **Graphics hardware**

Full text available: pdf(649.83 KB) Additional Information: full citation, abstract, references

In this paper we describe the architecture of the 3D graphics LSI core for mobile phone




IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership Publi	cations/Services St	tandards Conference	s Careers/Jobs	
	RELEASE 1.5		Welco United States Patent a	nd Trademark Office
Help FAQ Terms II	EEE Peer Review Q	uick Links	¥	» Se
Welcome to IEEE Xplare	Your search mat	tched [0] of [9870	65] documents.	
→ Home→ What CanI Access?→ Log-out	a new one the t	your search by edit ext box. Then click and accelerator and c	search Again.	expression or entering
Tables of Contents	OR			
Journals & Magazines Conference Proceedings Standards	Use your brows	er's back button to	return to your original	search page.
Search	No documents m	atched your query	,	
O- By Author O- Basic O- Advanced				
Member Services				
O- Join IEEE O- Establish IEEE Web Account				
Access the IEEE Member Digital Library				
Print Format				

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ | Terms | Back to Top

Copyright © 2003 IEEE — All rights reserved



DATE: Monday, November 24, 2003 Printable Copy Create Case

Set Name Query side by side			Hit Count Set Name result set		
DB=U	SPT; PLUR=YES; OP=ADJ				
<u>L16</u>	113 and sipush and bipush	9	<u>L16</u>		
<u>L15</u>	L14 and (mark\$ near5 variable\$)	0	<u>L15</u>		
<u>L14</u>	L13 and accelerator\$	13	<u>L14</u>		
DB=USPT,TDBD; PLUR=YES; OP=ADJ					
<u>L13</u>	12 and overflow and underflow	17	<u>L13</u>		
DB=USPT; PLUR=YES; OP=ADJ					
<u>L12</u>	17 and overflow and underflow	0	<u>L12</u>		
DB=TDBD; PLUR=YES; OP=ADJ					
<u>L11</u>	cpu and register and processor\$ and ((translat\$ or convert\$) near5 instruction\$) and (execut\$ near5 java)	0	<u>L11</u>		
DB=DWPI; PLUR=YES; OP=ADJ					
<u>L10</u>	cpu and register and processor\$ and ((translat\$ or convert\$) near5 instruction\$) and (execut\$ near5 java)	0	<u>L10</u>		
DB=E	PAB; PLUR=YES; OP=ADJ				
<u>L9</u>	cpu and register and processor\$ and ((translat\$ or convert\$) near5 instruction\$) and (execut\$ near5 java)	0	<u>L9</u>		
DB=J	PAB; PLUR=YES; OP=ADJ				
<u>L8</u>	cpu and register and processor\$ and ((translat\$ or convert\$) near5 instruction\$) and (execut\$ near5 java)	0	<u>L8</u>		
DB=PGPB; PLUR=YES; OP=ADJ					
<u>L7</u>	cpu and register and processor\$ and ((translat\$ or convert\$) near5 instruction\$) and (execut\$ near5 java)	50	<u>L7</u>		
DB=USPT; PLUR=YES; OP=ADJ					
<u>L6</u>	((711/1 711/108)!.CCLS.)	559	<u>L6</u>		
<u>L5</u>	((712/202 712/36 712/229)!.CCLS.)	487	<u>L5</u>		
<u>L4</u>	L3 and 12	10	<u>L4</u>		
<u>L3</u>	((717/136 717/137 717/138 717/139 717/140 717/118 717/143 717/148)!.CCLS.)	716	<u>L3</u>		
<u>L2</u>	cpu and register and processor\$ and ((translat\$ or convert\$) near5 instruction\$) and (execut\$ near5 java)	51	<u>L2</u>		
<u>L1</u>	cpu and register and processor and ((translat\$ or convert\$) near5 instruction\$) and (exect\$ near5 java)	0	<u>L1</u>		

END OF SEARCH HISTORY